

SLWS197A–MARCH 2007–REVISED OCTOBER ²⁰⁰⁷ www.ti.com

QUAD CHANNEL, 12-BIT, 125-MSPS ADC WITH SERIAL LVDS INTERFACE

- •**Maximum Sample Rate: 125 MSPS** • **Base-Station IF Receivers**
- **12-Bit Resolution with No Missing Codes Diversity Receivers**
- •
- •**Simultaneous Sample and Hold**
- •**70.3 dBFS SNR at Fin ⁼ 50 MHz**
- •**83 dBc SFDR at Fin ⁼ 50 MHz, 0 dB Gain**
- **79 dBc SFDR at Fin ⁼ 170 MHz, 3.5 dB Gain**
- •
- • **Serialized LVDS Outputs with Programmable Internal Termination Option**
- •**Inputs and Amplitude Down to 400 mV**_{pp} steps up to 6dB. **Differential**
- •**Internal Reference with External Reference**
-
- •**3.3-V Analog and Digital Supply**
- •**64 QFN Package (9 mm** [×] **9 mm)**
- • **Pin Compatible 14-Bit Family (ADS644X - [SLAS532](http://www-s.ti.com/sc/techlit/slas532))**

¹FEATURES APPLICATIONS

-
-
- **1.65-W Total Power Medical Imaging**
	- •**Test Equipment**

DESCRIPTION

The ADS6425 is ^a high performance 12-bit, 125-MSPS quad channel ADC. Serial LVDS data **3.5 dB Coarse Gain and up to ⁶ dB** outputs reduce the number of interface lines, resulting **Programmable Fine Gain for SFDR/SNR** in a compact 64-pin QFN package (9 mm × 9 mm) **Trade-Off that allows for high system integration density.** The device includes ^a 3.5 dB coarse gain option that can be used to improve SFDR performance with little degradation in SNR. In addition to the coarse gain, **Supports Sine, LVCMOS, LVPECL, LVDS Clock** fine gain options also exist, programmable in 1dB

The output interface is 2-wire, where each ADC's data is serialized and output over two LVDS pairs. **Support** Support Supp **No External Decoupling Required for** (compared to ^a 1-wire interface) and restrict it to less **References than 1Gbps easing receiver design. The ADS6425** also includes the traditional 1-wire interface that can be used at lower sampling frequencies.

> An internal phase locked loop (PLL) multiplies the incoming ADC sampling clock to derive the bit clock. The bit clock is used to serialize the 12-bit data from each channel. In addition to the serial data streams, the frame and bit clocks are also transmitted as LVDS outputs. The LVDS output buffers have features such as programmable LVDS currents, current doubling modes, and internal termination options. These can be used to widen eye-openings and improve signal integrity, easing capture by the receiver.

> The ADC channel outputs can be transmitted either as MSB or LSB first and 2s complement or straight binary.

> The ADS6425 has internal references, but can also support an external reference mode. The device is specified over the industrial temperature range $(-40^{\circ}C \text{ to } 85^{\circ}C).$

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

[ADS6425](http://focus.ti.com/docs/prod/folders/print/ads6425.html)

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

PACKAGE/ORDERING INFORMATION(1)

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at <www.ti.com>.

(2) For thermal pad size on the package, see the mechanical drawings at the end of this data sheet. $\theta_{JA} = 23.17$ °C/W (0 LFM air flow), θ_{JC} = 22.1 °C/W when used with 2 oz. copper trace and pad soldered directly to ^a JEDEC standard four layer 3 in. ^x 3 in. PCB.

ABSOLUTE MAXIMUM RATINGS(1)

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

ELECTRICAL CHARACTERISTICS

Typical values are at 25°C, min and max values are across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = LVDD ⁼ 3.3V, sampling rate ⁼ 125MSPS, 50% clock duty cycle, –1dBFS differential analog input, internal reference mode (unless otherwise noted).

(1) This is specified by design and characterization. It is not tested in production.

ELECTRICAL CHARACTERISTICS

Typical values are at 25°C, min and max values are across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = LVDD ⁼ 3.3V, sampling rate ⁼ 125MSPS, 50% clock duty cycle, –1dBFS differential analog input, internal reference mode (unless otherwise noted).

ELECTRICAL CHARACTERISTICS (continued)

Typical values are at 25°C, min and max values are across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = LVDD ⁼ 3.3V, sampling rate ⁼ 125MSPS, 50% clock duty cycle, –1dBFS differential analog input, internal reference mode (unless otherwise noted).

DIGITAL CHARACTERISTICS

All LVDS specifications are characterized, but not tested at production.

The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at ^a valid logic level 0 or 1 AVDD = LVDD = 3.3V, I_O = 3.5mA, R_{LOAD} = 100 $\Omega^{(1)}$.

(1) I_O refers to the LVDS buffer current setting, R_{LOAD} is the external differential load resistance between the LVDS output pair

TIMING SPECIFICATIONS(1)

Typical values are at 25°C, min and max values are across the full temperature range T_{MIN} = –40°C to T_{MAX} = 85°C, AVDD = LVDD = 3.3 V, sampling frequency = 125 MSPS, sine wave input clock, 1.5 V_{PP} clock amplitude, C_L = 5 pF ⁽²⁾, l_O = 3.5 mA, R_L = 100 Ω ⁽³⁾, no internal termination, unless otherwise noted.

(1) Timing parameters are ensured by design and characterization and not tested in production.

(2) C^L is the external single-ended load capacitance between each output pin and ground.

(3) $\,$ I_o refers to the LVDS buffer current setting; R_L is the external differential load resistance between the LVDS output pair.

(4) Refer to Output Timings in application section for timings at lower sampling frequencies and other interface options.

(5) Timing parameters are measured at the end of a 2 inch pcb trace (100- Ω characteristic impedance) terminated by R_Land C_L.
(6) Setup and hold time specifications take into account the effect of jitter on the outp

Setup and hold time specifications take into account the effect of jitter on the output data and clock.

(7) Note that the total latency ⁼ ADC latency ⁺ internal serializer latency. The serializer latency depends on the interface option selected as shown in Table 25

[ADS6425](http://focus.ti.com/docs/prod/folders/print/ads6425.html)

Figure 1. Latency

Figure 2. LVDS Timings

DEVICE PROGRAMMING MODES

The ADS6425 offers flexibility with several programmable features that are easily configured.

The device can be configured independently using either parallel interface control or serial interface programming.

In addition, the device supports ^a third configuration mode, where both the parallel interface and the serial control registers are used. In this mode, the priority between the parallel and serial interfaces is determined by ^a priority table ([Table](#page-9-0) 2). If this additional level of flexibility is not required, the user can select either the serial interface programming or the parallel interface control.

USING PARALLEL INTERFACE CONTROL ONLY

To control the device using parallel interface, keep RESET tied to *high* (LVDD). Pins CFG1, CFG2, CFG3, CFG4, PDN, SEN, SCLK, and SDATA are used to directly control certain functions of the ADC. After power-up, the device will automatically get configured as per the parallel pin voltage settings ([Table](#page-10-0) 3 to [Table](#page-10-0) 6) and no reset is required. In this mode, SEN, SCLK, and SDATA function as parallel interface control pins.

Frequently used functions are controlled in this mode—output data interface and format, power down modes, coarse gain and internal/external reference. The parallel pins can be configured using ^a simple resistor string as illustrated in [Figure](#page-9-0) 3.

Table 1 briefly describes the modes controlled by the parallel pins.

Table 1. Parallel Pin Definition

USING SERIAL INTERFACE PROGRAMMING ONLY

In this mode, SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying ^a pulse on RESET pin or by ^a *high* setting on the <RST> bit (in register). After reset, the RESET pin must be kept **low.**

The Serial [Interface](#page-11-0) section describes the register programming and register reset in more detail.

Since the parallel pins (CFG1-4 and PDN) are not used in this mode, they must be tied to ground. The register override bit <OVRD> - D10 in register 0x0D has to be set *high* to disable the control of parallel interface pins in this serial interface control ONLY mode.

USING BOTH THE SERIAL INTERFACE AND PARALLEL CONTROLS

For increased flexibility, ^a combination of serial interface registers and parallel pin controls (CFG1-4 and PDN) can also be used to configure the device.

The parallel interface control pins CFG1 to CFG4 and PDN are available. After power-up, the device will automatically get configured as per the parallel pin voltage settings [\(Table](#page-10-0) 3 to [Table](#page-10-0) 9) and no reset is required. A simple resistor string can be used as illustrated in [Figure](#page-9-0) 3.

SEN, SDATA, and SCLK function as serial interface pins and are used to access the internal registers of ADC. The registers must first be reset to their default values either by applying ^a pulse on RESET pin or by ^a *high* setting on the <RST> bit (in register). After reset, the RESET pin must be kept **low.**

The Serial [Interface](#page-11-0) section describes the register programming and register reset in more detail.

Since some functions are controlled using both the parallel pins and serial registers, the priority between the two is determined by a priority table [\(Table](#page-9-0) 2).

Figure 3. Simple Scheme to Configure Parallel Pins

DESCRIPTION OF PARALLEL PINS

www.ti.com

Texas **TRUMENTS**

Table 3. SCLK, SDATA Control Pins

Table 4. SEN Control Pin

Independent of the programming mode used, after power-up the parallel pins PDN, CFG1 to CFG4 will automatically configure the device as per the voltage applied (Table 5 to Table 9).

Table 5. PDN Control Pin

Table 6. CFG1 Control Pin

Table 7. CFG2 Control Pin

Table 8. CFG3 Control Pin

Table 9. CFG4 Control Pin

SERIAL INTERFACE

The ADC has ^a serial interface formed by pins SEN (serial interface enable), SCLK (serial interface clock), SDATA (serial interface data) and RESET. Serial shift of bits into the device is enabled when SEN is low. Serial data SDATA is latched at every falling edge of SCLK when SEN is active (low). The serial data is loaded into the register at every 16th SCLK falling edge when SEN is low. In case the word length exceeds ^a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiple of 16-bit words within ^a single active SEN pulse. The interface can work with SCLK frequency from 20 MHz down to very low speeds (few hertz) and even with non-50% duty cycle SCLK.

The first 5-bits of the 16-bit word are the address of the register while the next 11 bits are the register data.

Register Reset

After power-up, the internal registers *must* be reset to their default values. This can be done in one of two ways:

- 1. Either by applying ^a high-going pulse on RESET (of width greater than 10ns) **OR**
- 2. By applying software reset. Using the serial interface, set the **<RST>** bit in register 0x00 to *high* this resets the registers to their default values and then self-resets the **<RST>** bit to LOW.

When RESET pin is not used, it must be tied to LOW.

Figure 4. Serial Interface Timing

SERIAL INTERFACE TIMING CHARACTERISTICS

Typical values at 25°C, min and max values across the full temperature range $T_{MIN} = -40°C$ to $T_{MAX} = 85°C$, AVDD = LVDD = 3.3V, unless otherwise noted.

RESET TIMING

Typical values at 25°C, min and max values across the full temperature range $T_{MIN} = -40$ °C to $T_{MAX} = 85$ °C, AVDD = LVDD = 3.3V, unless otherwise noted.

SERIAL REGISTER MAP

Table 10. Summary of Functions Supported By Serial Interface

(1) The unused bits in each register (shown by blank cells in above table) must be programmed as 0.

(2) Multiple functions in ^a register can be programmed in ^a single write operation.

DESCRIPTION OF SERIAL REGISTERS

Table 11. Serial Register A

[ADS6425](http://focus.ti.com/docs/prod/folders/print/ads6425.html)

SLWS197A–MARCH 2007–REVISED OCTOBER 2007

Table 12. Serial Register B

Table 13. Serial Register C

Table 14. Serial Register D

D10 - D0 <CUSTOM A> Lower 11 bits of custom pattern <D10>…<D0>

Table 15. Serial Register E

D4 - D0 <CUSTOM B> MSB bit of custom pattern <D11>

Table 16. Serial Register F

[ADS6425](http://focus.ti.com/docs/prod/folders/print/ads6425.html)

Table 17. Serial Register G

D10-D6	<term clk=""> LVDS internal termination for bit and word clock outputs</term>		
00000	No internal termination		
00001	166 Ω		
00010	200Ω		
00100	250Ω		
01000	333Ω		
10000	500 Ω		
	Any combination of above bits can also be programmed, resulting in a parallel combination of the selected values. For example, 00101 is the parallel combination of $166/250 = 100 \Omega$		
00101	100 Ω		

Table 18. Serial Register H

PIN CONFIGURATION (2-WIRE INTERFACE)

PIN ASSIGNMENTS (2-WIRE INTERFACE)

PIN ASSIGNMENTS (2-WIRE INTERFACE) (continued)

r

SLWS197A–MARCH 2007–REVISED OCTOBER 2007

PIN CONFIGURATION (1-WIRE INTERFACE)

PIN ASSIGNMENTS (1-WIRE INTERFACE)

PIN ASSIGNMENTS (1-WIRE INTERFACE) (continued)

TYPICAL CHARACTERISTICS

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

TYPICAL CHARACTERISTICS (continued)

FXAS RUMENTS www.ti.com

TYPICAL CHARACTERISTICS (continued)

Figure 27. SNR Contour

TYPICAL CHARACTERISTICS (continued)

Figure 28. SFDR Contour

APPLICATION INFORMATION

THEORY OF OPERATION

The ADS6425 is ^a quad channel, 12-bit, 125-MSPS, pipeline ADC, based on switched capacitor architecture in CMOS technology.

The conversion is initiated simultaneously by all the four channels at the rising edge of the external input clock. After the input signals are captured by the sample and hold circuit of each channel, the samples are sequentially converted by ^a series of low resolution stages. The stage outputs are combined in ^a digital correction logic block to form the final 12-bit word with ^a latency of 12 clock cycles. The 12-bit word of each channel is serialized and output as LVDS levels. In addition to the data streams, ^a bit clock and ^a frame clock are also output. The frame clock is aligned with the 12-bit word boundary.

ANALOG INPUT

The analog input consists of ^a switched-capacitor based differential sample and hold architecture, shown in Figure 29. This differential topology results in very good AC performance even for high input frequencies. The INP and INM pins have to be externally biased around ^a common-mode voltage of 1.5 V, available on VCM pin 13. For ^a full-scale differential input, each input pin INP, INM has to swing symmetrically between VCM ⁺ 0.5 V and VCM – 0.5 V, resulting in a 2-V_{pp} differential input swing. The maximum swing is determined by the internal reference voltages REFP (2.0V nominal) and REFM (1.0 V, nominal). The sampling circuit has ^a 3 dB bandwidth that extends up to 500 MHz ([Figure](#page-30-0) 30, shown by the transfer function from the analog input pins to the voltage across the sampling capacitors TF_ADC).

Figure 29. Input Sampling Circuit

Figure 30. Analog Input Bandwidth (represented by magnitude of TF_ADC, see Figure 31)

Drive Circuit Requirements

For optimum performance, the analog inputs must be driven differentially. This improves the common-mode noise immunity and even order harmonic rejection.

A 5-Ω resistor in series with each input pin is recommended to damp out ringing caused by the package parasitics. It is also necessary to present low impedance (< 50 Ω) for the common mode switching currents. For example, this is achieved by using two resistors from each input terminated to the common mode voltage (VCM).

Using RF-Transformer Based Drive Circuits

Figure 31 shows ^a configuration using ^a single 1:1 turns ratio transformer (for example, WBC1-1) that can be used for low input frequencies up to 100MHz.

The single-ended signal is fed to the primary winding of the RF transformer. The transformer is terminated on the secondary side. Putting the termination on the secondary side helps to shield the kickbacks caused by the sampling circuit from the RF transformer's leakage inductances. The termination is accomplished by two resistors connected in series, with the center point connected to the 1.5 V common mode (VCM pin). The value of the termination resistors (connected to common mode) has to be low (< 100 Ω) to provide ^a low-impedance path for the ADC common-mode switching current.

Figure 31. Single Transformer Drive Circuit

At high input frequencies, the mismatch in the transformer parasitic capacitance (between the windings) results

(1)

SLWS197A–MARCH 2007–REVISED OCTOBER 2007

in degraded even-order harmonic performance. Connecting two identical RF transformers back-to-back helps minimize this mismatch, and good performance is obtained for high frequency input signals. Figure 32 shows an example using two transformers (Coilcraft WBC1-1). An additional termination resistor pair (enclosed within the shaded box in Figure 32) may be required between the two transformers to improve the balance between the P and M sides. The center point of this termination must be connected to ground.

Figure 32. Two Transformer Drive Circuit

INPUT COMMON MODE

To ensure ^a low-noise common-mode reference, the VCM pin is filtered with ^a 0.1-µF low-inductance capacitor connected to ground. The VCM pin is designed to directly drive the ADC inputs. The input stage of the ADC sinks a common-mode current in the order of 155 µA at 125 MSPS (per input pin). Equation 1 describes the dependency of the common-mode current and the sampling frequency.

This equation helps to design the output capability and impedance of the CM driving circuit accordingly.

REFERENCE

The ADS6425 has built-in internal references REFP and REFM, requiring no external components. Design schemes are used to linearize the converter load seen by the references; this and the on-chip integration of the requisite reference capacitors eliminates the need for external decoupling. The full-scale input range of the converter can be controlled in the external reference mode as explained below. The internal or external reference modes can be selected by programming the register bit **<REF>** ([Table](#page-14-0) 11).

Figure 33. Reference Section

Internal Reference

When the device is in internal reference mode, the REFP and REFM voltages are generated internally. Common-mode voltage (1.5 V nominal) is output on VCM pin, which can be used to externally bias the analog input pins.

External Reference

When the device is in external reference mode, the VCM acts as ^a reference input pin. The voltage forced on the VCM pin is buffered and gained by 1.33 internally, generating the REFP and REFM voltages. The differential input voltage corresponding to full-scale is given by Equation 2.

Full–scale differential input pp = (Voltage forced on VCM) \times 1.33

(2)

In this mode, the range of voltage applied on VCM pin should be 1.45 to 1.55V. The 1.5-V common-mode voltage to bias the input pins has to be generated externally.

COARSE GAIN AND PROGRAMMABLE FINE GAIN

The ADS6425 includes gain settings that can be used to get improved SFDR performance (compared to 0 dB gain mode). The gain settings are 3.5 dB coarse gain and programmable fine gain from 0 dB to 6 dB. For each gain setting, the analog input full-scale range scales proportionally, as shown in [Table](#page-33-0) 19.

The coarse gain is ^a fixed setting of 3.5 dB and is designed to improve SFDR with little degradation in SNR (as seen in [Figure](#page-24-0) 13 and Figure 14). The fine gain is programmable in 1 dB steps from 0 to 6 dB. With the fine gain also, SFDR improvement is achieved, but at the expense of SNR (there will be about 1dB SNR degradation for every 1dB of fine gain).

So, the fine gain can be used to trade-off between SFDR and SNR. The coarse gain makes it possible to get best SFDR but without losing SNR significantly. At high input frequencies, the gains are especially useful as the SFDR improvement is significant with marginal degradation in SINAD.

The gains can be programmed using the register bits **<COARSE GAIN>** ([Table](#page-16-0) 16) and **<FINE GAIN>** ([Table](#page-16-0) 15). Note that the default gain after reset is 0 dB.

GAIN, dB	TYPE	FULL-SCALE, V _{pp}
0	Default (after reset)	2
3.5	Coarse setting (fixed)	1.34
		1.78
2	Fine setting (programmable)	1.59
3		1.42
4		1.26
5		1.12
6		1.00

Table 19. Full-Scale Range Across Gains

CLOCK INPUT

The ADS6425 clock inputs can be driven differentially (SINE, LVPECL or LVDS) or single-ended (LVCMOS), with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to VCM using internal 5-kΩ resistors as shown in Figure 34. This allows using transformer-coupled drive circuits for sine wave clock or ac-coupling for LVPECL, LVDS clock sources (see [Figure](#page-34-0) 35 and Figure 37).

Figure 34. Internal Clock Buffer

Figure 35. Differential Clock Driving Circuit

Figure 36 shows ^a typical scheme using PECL clock drive from ^a CDCM7005 clock driver. SNR performance with this scheme is comparable with that of ^a low jitter sine wave clock source.

Figure 36. PECL Clock Drive Using CDCM7005

Single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM (pin) connected to ground with ^a 0.1-µF capacitor, as shown in Figure 37.

Figure 37. Single-Ended Clock Driving Circuit

For best performance, the clock inputs have to be driven differentially, reducing susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use ^a clock source with very low jitter. Bandpass filtering of the clock source can help reduce the effect of jitter. There is no change in performance with ^a non-50% duty cycle clock input.

CLOCK BUFFER GAIN

When using ^a sinusoidal clock input, the noise contributed by clock jitter improves as the clock amplitude is increased. Hence, it is recommended to use large clock amplitude. As shown by [Figure](#page-25-0) 21, use clock amplitude greater than 1V pp to avoid performance degradation.

In addition, the clock buffer has programmable gain to amplify the input clock to support very low clock amplitude. The gain can be set by programming the register bits **<CLKIN GAIN>** ([Table](#page-15-0) 12) and increases monotonically from Gain 0 to Gain 4 settings. [Table](#page-35-0) 20 shows the minimum clock amplitude supported for each gain setting.

POWER DOWN MODES

The ADS6425 has three power down modes – global power down, channel standby and input clock stop.

Global Power Down

This is ^a global power down mode in which almost the entire chip is powered down, including the four ADCs, internal references, PLL and LVDS buffers. As ^a result, the total power dissipation falls to about 77 mW typical (with input clock running). This mode can be initiated by setting the register bit **<PDN GLOBAL>** ([Table](#page-14-0) 11). The output data and clock buffers are in high impedance state.

The wake-up time from this mode to data becoming valid in normal mode is 100 µs.

Channel Standby

In this mode, only the ADC of each channel is powered down and this helps to get very fast wake-up times. Each of the four ADCs can be powered down independently using the register bits **<PDN CH>** ([Table](#page-14-0) 11). The analog power dissipation varies from 1115 mW (only one channel in standby) to 245 mW (all four channels in standby). The output LVDS buffers remain powered up.

The wake-up time from this mode to data becoming valid in normal mode is 200 clock cycles.

Input Clock Stop

The converter enters this mode:

- •If the input clock frequency falls below 1 MSPS or
- If the input clock amplitude is less than 400 mV (pp, differential with default clock buffer gain setting) at any sampling frequency.

All ADCs and LVDS buffers are powered down and the power dissipation is about 235 mW. The wake-up time from this mode to data becoming valid in normal mode is 100 µs.

POWER DOWN MODE	AVDD POWER (mW)	LVDD POWER (mW)	WAKE UP TIME
In power-up	1360	297	
Global power down	65	12	$100 \text{ }\mu\text{s}$
1 Channel in standby	1115	297	200 Clocks
2 Channels in standby	825	297	200 Clocks
3 Channels in standby	532	297	200 Clocks
4 Channels in standby	245	297	200 Clocks
Input clock stop	200	35	$100 \mu s$

Table 21. Power Down Modes Summary

POWER SUPPLY SEQUENCING

During power-up, the AVDD and LVDD supplies can come up in any sequence. The two supplies are separated inside the device. Externally, they can be driven from separate supplies or from ^a single supply.

DIGITAL OUTPUT INTERFACE

The ADS6425 offers several flexible output options making it easy to interface to an ASIC or an FPGA. These options can be easily programmed using either parallel pins and/or the serial interface.

The output interface options are:

- 1-wire, $1\times$ frame clock, $12\times$ and $14\times$ serialization with DDR bit clock
- 2-wire, 1[×] frame clock, 12[×] serialization, with DDR and SDR bit clock, byte wise/bit wise/word wise
- 2-wire, 1[×] word clock, 14[×] serialization, with SDR bit clock, byte wise/bit wise/word wise
- 2-wire, (0.5 x) frame clock, 14[×] serialization, with DDR bit clock, byte wise/bit wise/word wise.

The maximum sampling frequency, bit clock frequency and output data rate will vary depending on the interface options selected (refer to Table 12).

Each interface option is described in detail below.

1-WIRE INTERFACE - 12[×] **AND 14**[×] **SERIALIZATION WITH DDR BIT CLOCK**

Here the device outputs the data of each ADC serially on ^a single LVDS pair (1-wire). The data is available at the rising and falling edges of the bit clock (DDR bit clock). The ADC outputs ^a new word at the rising edge of every frame clock, starting with the MSB. Optionally, it can also be programmed to output the LSB first. The data rate is 12 \times Sample frequency (12 \times serialization) and 14 \times Sample frequency (14 \times serialization).

[ADS6425](http://focus.ti.com/docs/prod/folders/print/ads6425.html)

SLWS197A–MARCH 2007–REVISED OCTOBER 2007

Figure 38. 1-Wire Interface

2-WIRE INTERFACE - 12[×] **SERIALIZATION WITH DDR/SDR BIT CLOCK**

The 2-wire interface is recommended for sampling frequencies above 65 MSPS. The device outputs the data of each ADC serially on two LVDS pairs (2-wire). The data rate is $6 \times$ Sample frequency since 6 bits are sent on each wire every clock cycle. The data is available along with DDR bit clock or optionally with SDR bit clock. Each ADC sample is sent over the 2 wires as byte-wise or bit-wise or word-wise.

Figure 39. 2-Wire Interface 12[×] **Serialization**

2-WIRE INTERFACE - 14[×] **SERIALIZATION**

In 14[×] serialization, two zero bits are padded to the 12-bit ADC data on the MSB side and the combined 14-bit data is serialized and output over two LVDS pairs. A frame clock at $1\times$ sample frequency is also available with an SDR bit clock. With DDR bit clock option, the frame clock frequency is 0.5× sample frequency. The output data rate will be $7 \times$ Sample frequency as 7 data bits are output every clock cycle on each wire. Each ADC sample is sent over the 2 wires as byte-wise or bit-wise or word-wise.

Using the 14[×] serialization makes it possible to upgrade to ^a 14-bit ADC in the 64xx family in the future seamlessly, without requiring any modification to the receiver capture logic design.

Figure 40. 2-Wire Interface 14[×] **Serialization - SDR Bit Clock**

[ADS6425](http://focus.ti.com/docs/prod/folders/print/ads6425.html)

SLWS197A–MARCH 2007–REVISED OCTOBER 2007

Figure 41. 2-Wire Interface 14[×] **Serialization - DDR Bit Clock**

OUTPUT BIT ORDER

In the 2-wire interface, three types of bit order are supported - byte-wise, bit-wise and word-wise.

Byte-wise: Each 12-bit sample is split across the 2 wires. Wires DA0, DB0, DC0 and DD0 carry the 6 LSB bits D5-D0 and wires DA1, DB1, DC1 and DD1 carry the 6 MSB bits.

Bit-wise: Each 12-bit sample is split across the 2 wires. Wires DA0, DB0, DC0 and DD0 carry the 6 even bits (D0,D2,D4..) and wires DA1, DB1, DC1 and DD1 carry the 6 odd bits (D1,D3,D5...).

Word-wise: In this case, all 12-bits of ^a sample are sent over ^a single wire. Successive samples are sent over the 2 wires. For example sample N is sent on wires DA0, DB0, DC0 and DD0, while sample N+1 is sent over wires DA1, DB1, DC1 and DD1. The frame clock frequency is 0.5x sampling frequency, with the rising edge aligned with the start of each word.

MSB/LSB FIRST

By default after reset, the 12-bit ADC data is output serially with the MSB first (D11,D10,...D1,D0). The data can be output LSB first also by programming the register bit **<MSB_LSB_First>**. In the 2-wire mode, the bit order in each wire is flipped in the LSB first mode.

OUTPUT DATA FORMATS

Two output data formats are supported – 2s complement (default after reset) and offset binary. They can be selected using the serial interface register bit **<DF>**. In the event of an input voltage overdrive, the digital outputs go to the appropriate full-scale level. For ^a positive overdrive, the output code is 0xFFF in offset binary output format, and 0x7FF in 2s complement output format. For ^a negative input overdrive, the output code is 0x000 in offset binary output format and 0x800 in 2s complement output format.

LVDS CURRENT CONTROL

The default LVDS buffer current is 3.5 mA. With an external 100- Ω termination resistance, this develops ±350-mV logic levels at the receiver. The LVDS buffer currents can also be programmed to 2.5 mA, 3.0 mA and 4.5 mA using the register bits **<LVDS CURR>**. In addition, there exists ^a current double mode, where the LVDS nominal current is doubled (register bits **<CURR DOUBLE>**, [Table](#page-17-0) 17).

LVDS INTERNAL TERMINATION

An internal termination option is available (using the serial interface), by which the LVDS buffers are differentially terminated inside the device. Five termination resistances are available – 166, 200, 250, 333, and 500 Ω (nominal with ±20% variation). Any combination of these terminations can be programmed; the effective termination will be the parallel combination of the selected resistances. The terminations can be programmed separately for the clock and data buffers (bits **<TERM CLK>** and **<TERM DATA>**, [Table](#page-18-0) 18).

The internal termination helps to absorb any reflections from the receiver end, improving the signal integrity. This makes it possible to drive up to 10 pF of load capacitance, compared to only 5 pF without the internal termination.[Figure](#page-43-0) 42 and [Figure](#page-43-0) 43 show the eye diagram with 5 pF and 10 pF load capacitors (connected from each output pin to ground).

With 100-Ω internal and 100-Ω external termination, the voltage swing at the receiver end will be halved (compared to no internal termination). The voltage swing can be restored by using the LVDS current double mode (bits **<CURR DOUBLE>**, [Table](#page-17-0) 17).

Figure 42. LVDS Data Eye Diagram with 5-pF Load Capacitance (No Internal Termination)

Figure 43. LVDS Data Eye Diagram with 10-pF Load Capacitance (100 Ω Internal Termination)

CAPTURE TEST PATTERNS

The ADS6425 outputs the bit clock (DCLK), positioned nearly at the center of the data transitions. It is recommended to route the bit clock, frame clock and output data lines with minimum relative skew on the PCB. This ensures sufficient setup/hold times for ^a reliable capture by the receiver.

The DESKEW is ^a 1010... or 0101... pattern output on the serial data lines that can be used to verify if the receiver capture clock edge is positioned correctly. This may be useful in case there is some skew between DCLK and serial data inside the receiver. Once deserialized, it is required to ensure that the parallel data is aligned to the frame boundary. The SYNC test pattern can be used for this. For example, in the 1-wire interface, the SYNC pattern is 6 '1's followed by 6 '0's (from MSB to LSB). This information can be used by the receiver logic to shift the deserialized data till it matches the SYNC pattern.

In addition to DESKEW and SYNC, the ADS6425 includes other test patterns to verify correctness of the capture by the receiver such as all zeros, all ones and toggle. These patterns are output on all four channel data lines simultaneously. Some patterns like custom and sync are affected by the type of interface selected, serialization and bit order.

Table 23. Test Patterns

Table 24. SYNC Pattern

THERMAL PAD MECHANICAL DATA

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGC (S-PQFP-N64)

NOTES:

- A. All linear dimensions are in millimeters.
	- B. This drawing is subject to change without notice.
	- Publication IPC-7351 is recommended for alternate designs. C.
	- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
	- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
	- F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in thermal pad.

IMENTS

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TEXAS TRUMENTS www.ti.com 19-Mar-2008

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

PACKAGE MATERIALS INFORMATION

*All dimensions are nominal

MECHANICAL DATA

NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994. Α.

- **B.** This drawing is subject to change without notice.
- $C.$ Quad Flatpack, No-leads (QFN) package configuration.
- \bigtriangleup The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute ^a license from TI to use such products or services or ^a warranty or endorsement thereof. Use of such information may require ^a license from ^a third party under the patents or other intellectual property of the third party, or ^a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where ^a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated